THE UNIVERSITY of EDINBURGH

DEGREE REGULATIONS & PROGRAMMES OF STUDY 2007/2008
- ARCHIVE for reference only
THIS PAGE IS OUT OF DATE

University Homepage
DRPS Homepage
DRPS Search
DRPS Contact
Home : College of Science and Engineering : School of Engineering and Electronics (Schedule M) : Electronics

Microelectronics 3 (U00443)

? Credit Points : 20  ? SCQF Level : 9  ? Acronym : EEL-3-ELMEL

Microelectronic Devices: The objective of this module is to give students a comprehensive introduction to planar MOS devices, manufacturing technology and simple MOS circuits. The practical exercise that backs up this course is NICEWAY. The NICEWAY computer simulation laboratory is a technology design exercise where a MOS process is designed, using SUPREM, to meet a given specification.

Gateway: The Gateway laboratory covers the design, simulation and synthesis of synchronous systems using the verilog hardware description language. It is aims to giving the student an overview of the design cycle developing; the ability to design and test digital circuits in the verilog language, an understanding and use of the synthesis process to perform simple synthesis of behavioral verilog.

Niceway: The Niceway Exercise introduces students to the design of fabrication processes for integrated circuit manufacture. It supports the Microelectronic Devices module and gives students an awareness of process and device simulation, which is an important area of semiconductor technology. Students are set specifications for device properties such as junction depths, threshold voltages, sheet resistivities and oxide thicknesses and then use the commercial 2D process and device simulators TSUPREM4 and MEDICI to determine values for NMOS process variables which will yield these specifications. These include factors such as oxidation times and implant doses and energies.

Entry Requirements

? Pre-requisites : Electronics 2 Electronic Circuits and Devices 2

Subject Areas

Delivery Information

? Normal year taken : 3rd year

? Delivery Period : Semester 1 (Blocks 1-2)

? Contact Teaching Time : 6 hour(s) per week for 11 weeks

First Class Information

Date Start End Room Area Additional Information
24/09/2007 14:00 14:50 Lecture Theatre C, JCMB KB

Summary of Intended Learning Outcomes

Microelectronic Devices: Understand the theory of MOSFET operation. Reproduce the I-V characteristics of contemporary devices. Follow the manufacturing process sequence for MOS wafers. Know which steps of the manufacturing process affect which characteristics or properties of the finished device, and in what way. Design and optimise simple MOS circuits. Understand the link among device physics, manufacturing process and circuit design; appreciate how, and to what extent, all three contribute to circuit performance.

Gateway: be able to design a shift/add multiplier in verilog; be able to code synchronous state machines in verilog; be able to synthesise digital circuits using verilog; be able to design test code to verify the functionality of a digital circuit; be able to document a design component in a brief form that communicates the important information required to understand and use the design.

Niceway: Design a basic fabrication process using the commercial software tools provided. Interpret doping profiles and device cross-sections for an MOS transistor at a point in its fabrication process. Explain qualitatively how and why device properties such as junction depth and sheet resistance will vary with changes in key process variables, and quote typical values for these. Explain the main features of the oxidation and implantation process. Explain why process and device simulation is important in the manufacture of IC's and the limitations and advantages of 1-D, 2-D and 3-D simulators. State the meaning of standard processing terms such as "field oxide", "implant dose", "bird's beak" and "sheet resistance".

Assessment Information

Microelectronic Devices - 1.5 hour examination (50%)
Gateway and Niceway - Laboratory based (50%)

Exam times

Diet Diet Month Paper Code Paper Name Length
1ST December 1 - 1 hour(s) 30 minutes
2ND August 1 - 1 hour(s) 30 minutes

Contact and Further Information

The Course Secretary should be the first point of contact for all enquiries.

Course Secretary

Mr Alasdair Howie
Tel : (0131 6)50 5687
Email : a.howie@ed.ac.uk

Course Organiser

Dr Brian Flynn
Tel : (0131 6)50 5590
Email : Brian.Flynn@ed.ac.uk

School Website : http://www.see.ed.ac.uk/

College Website : http://www.scieng.ed.ac.uk/

Navigation
Help & Information
Home
Introduction
Glossary
Search
Regulations
Regulations
Degree Programmes
Introduction
Browse DPTs
Courses
Introduction
Humanities and Social Science
Science and Engineering
Medicine and Veterinary Medicine
Other Information
Prospectuses
Important Information
Timetab
 
copyright 2007 The University of Edinburgh